Um unsere Website optimal für Sie zu gestalten, verwenden wir Cookies. Durch die weitere Nutzung der Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unserer Datenschutzerklärung.
Reliability of high-k / metal gate field-effect transistors considering circuit operational constraints
Verlag: Books on Demand
inkl. MwSt. / portofrei
Ihr eigenes Buch!
Werden Sie Autor mit BoD und bringen Sie Ihr Buch und E-Book in den Buchhandel.Mehr erfahren
As a starting point, 6T static random access memory cells were used to identify the different single device operating conditions. The strongest deterioration of the gate stack was found for nMOS devices under positive bias temperature instability (PBTI) stress, resulting in a severe threshold voltage shift and increased gate leakage current. A detailed investigation of physical origin and temperature and voltage dependency was done. The reliability issues were caused by the electron trapping into already existing HfO2 oxygen vacancies. The oxygen vacancies reside in different charge states depending on applied stress voltages. This in return also resulted in a strong threshold voltage and gate current relaxation after stress was cut off.
The reliability assessment using constant voltage stress does not reflect realistic circuit operation which can result in a changed degradation behaviour. Therefore, the constant voltage stress measurement were extended by considering CMOS operational constraints, where it was found that the supply voltage frequently switches between the gate and drain terminal. The additional drain (off-state) bias lead to an increased Vt relaxation in comparison to zero bias voltage. The off-state influence strongly depended on the gate length and became significant for short channel devices.
The influence of the off-state bias on the dielectric breakdown was studied and compared to the standard assessment methods. Different wear-out mechanisms for drain-only and alternating gate and drain stress were verified. Under drain-only stress, the dielectric breakdown was caused by hot carrier degradation. The lifetime was correlated with the device length and amount of subthreshold leakage.
The gate oxide breakdown under alternating gate and o-state stress was caused by the continuous trapping and detrapping behaviour of high-k metal gate devices.
Es sind momentan noch keine Pressestimmen vorhanden.